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ABSTRACT 
In recent literature, a controversy has arisen over the question 
whether deuterium improves the stability of the MOS gate dielectric. 
It appears as if this controversy finds its origin in the different stages 
(e.g. oxidation or post metal anneal) deuterium is introduced in the 
CMOS process. This paper investigates this in detail. 
The obtained results show that the hot carrier degradation only 
benefits from an isotope effect when deuterium is introduced in the 
post metal anneal. At the same time, charge to breakdown for high 
quality oxides does not benefit from an isotope effect, regardless the 
processing stage deuterium is introduced, or the used gate oxide 
thickness. This is verified on two different sets of wafers fabricated 
in two different laboratories. 
INTRODUCTION 
Hydrogen is used for passivating dangling bonds in CMOS 
processing. Since scanning tunnelling microscope experiments [ I ]  
showed that deuterium is harder to desorb from a silicon surface than 
hydrogen. there is a growing interest to replace hydrogen during 
some stage in the CMOS processing with deuterium to improve de- 
vice stability. This may affect hot carrier degradation, charge to 
breakdown and stress induced leakage current. 
Several authors [?-SI showed that replacement of hydrogen 
with deuterium during the post metal anneal to passivate interface 
states at the Si-SiOl interface reduces hot carrier degradation in MOS 
transistors. There is no consensus on the influence of deuterium in- 
corporation into the CMOS processing on gate oxide integrity, i.e. 
charge to breakdown (Qbd) and stress induced leakage current 
For instance, Hwang and co-workers 16-81 incorporate deute- 
rium into their MOS capacitors by either annealing dry oxide in a 
D2 ambient or growing the gate oxide using D,O. They report an 
improvement in SlLC and QM characteristics. Mitani et al. [9-10] use 
pyrogenic oxidation with D2 and 0' to grow the gate oxide. They 
confirm the improvement in SlLC characteristics. 
On the other hand, Wu et al. [ I l l  processed CMOS test de- 
vices, which underwent a H, or D2 anneal after the forming gas an- 
neal. The deuterium-annealed sample did not show improved SlLC 
or QM characteristics. Esseni et al. [ I  21 use either hydrogen or deute- 
rium during the forming gas anneal. Their measurements of SlLC 
after channel hot electron stress do not show an improvement if deu- 
terium is incorporated. 
Comparing the different reports [6-121, it appears that for deu- 
terium to be beneficial for the bulk quality of the gate oxide, it has to 
be incorporated in an early stage of processing, preferably dunng or 
directly aiier the growth of the gate oxide. 
In this paper, the emphasis is on the influence of deuterium in- 
corporation on charge to breakdown and hot carrier degradation 
measurements. To this aim, measurements have been carried out on 
devices with deuterium incorporated at different processing stages, 
i.e. gate oxide growth, post oxidation anneal and post metal anneal. 
(SILC). 
EXPERIMENTAL 
Two different sets of wafers have been fabricated in two inde- 
pendent facilities. The first set of wafers was fabricated in a univer- 
sity laboratory, while the second set was fabricated in an industrial 
laboratory. 
The university set consists of IO0 mm wafers containing sim- 
ple MOS capacitors. The process was as follows: First, a 300 nm 
field oxide was grown, followed by etching active areas. Subse- 
quently, a gate oxide was grown using an ultra-diluted (pamal pres- 
sure is 0.7 kPa) H 2 0  or DIO ambient at 950 'C .  The gate oxide 
thickness of the MOS capacitors was varied from 6 to 9 nm for both 
precursors The gate material is 300 nm poly silicon deposited at 
610 'C, followed by an arsenic implantation (3.10'' cm-' 100 keV) 
and an implantation anneal of 30 min at 900 'C. MOS gates were 
then formed by wet etching of the poly. For good electrical contact, 
both the gates and the back of the wafer were provided with a 1 pm 
thick aluminium layer. The final forming gas anneal was performed 
in a deuterium ambient if DIO was used for the growth of the gate 
oxide and in a hydrogen ambient if H2O was used for the growth of 
the gate oxide. 
The industrial set consists of 200 mm wafers containing vari- 
ous test Structures, including MOS transistors and MOS capacitors 
with a drain edge. These devices were fabricated using a 0.18 pm 
technology. 
Gate oxide growth was done in either: 
an O2 ambient at 900 'C, 
an ultra-diluted Hli02 ambient at 850 'C, 
an ultra-diluted D2i02 ambient at 850 'C. 
o 
o 
o 
The gate oxide thickness is 7 nm for all wafers in the set. 
A post oxidation anneal was: 
o notdone. 
o 
o 
done in a N, ambient at 900 'C for 30 min, 
done in a Dl ambient at 900 "C for 30 min. 
The process was completed after the first metal layer with a 
forming gas anneal in either: 
o a HzN2 ambient, 
o a D2N2 ambient. 
On the university set of wafers, Qhd measurements were per- 
formed on 121 devices per wafer. The devices were stressed at 
-100 mAlcm'. This corresponds to gat: injection conditions. The 
area of the stressed devices is 10 x 10 pm-. 
On the industrial set of wafers, Qhd as well as hot carrier deg- 
radation measurements were carried out. The hot carrier degradation 
was performed at transistors with a gate length of 0.25 pm and a gate 
width of 10 pm. During stressing, the source and substrate contacts 
were grounded, the drain voltage was set at 4.5 V and the gate volt- 
age was set at 2.1 V. This corresponds to peak substrate current con- 
ditions. Linear input characteristics were measured for a drain-to- 
source voltage of 0.1 V. Threshold voltage and maximum transcon- 
ductance were extracted from these measurements. 
The Qbd measurements on the industrial set of wafers were car- 
2004 IRW FINAL REPORT 0-7803.851 7.91041520.00 "2004 IEEE 7 
Gate oxide reliability and deuterated CMOS processing 
batch the moment when deuterium is introduced in the process is 
varied. 
RESULTS 
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Figure 2: Weibull slope and modal QM value extracted from the 
data in figure l /as  a function of oxide thickness. 
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Figure 3: Charge to breakdown Characteristics for gate oxides 
grou'n in either an 02, HJOl or DJ02 ambient. No post oxida- 
tion anneal was performed. Post metal anneal was performed in 
a Dg" ambient. 
The first processing step where deuterium is introduced is the 
gate oxidation. The QM measurements on the 100 mm wafers already 
indicated that replacing hydrogen with deuterium during oxidation 
does not improve the hulk oxide quality, and the results on the 
200 mm wafers, as shown in figure 3 confirm this. The graph shows 
that the charge to breakdown for the H2101 and D2102 grown oxides 
overlap. The graph also shows a factor 2 difference in charge to 
breakdown between the dry oxide and the wet oxides, in favour of 
the wet oxides. 
The second processing step where deuterium is introduced is 
the post oxidation anneal. Fibare 4 shows that the post oxidation 
anneal in deuterium gas does not improve the charge to breakdown. 
Even more, the post oxidation anneal in nitrogen does not improve 
the charge to breakdown. 
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Figure 4: Charge to breakdown characteristics for gate oxides 
which received either no post oxidation anneal, or a post oxida- 
tion anneal in a N2 or D2 ambient. The gate oxide is grown in 
an O2 ambient. Post metal anneal was performed in a DJ" 
ambient. 
Experiments in literamre [ I  1-12] indicate that there is no iso- 
tope effect for the bulk gate oxide quality when the deuterium is 
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introduced during the forming gas anneal. The results obtained in 
this work confirm this, as indicated in figure 5.  This figure shows 
that although the oxidation ambient does alter the Q, characteristics, 
the forming gas does not affect the charge to breakdown siknifi- 
cantly. 
Hof et al. 
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Figure 5: Charge to breakdown characteristics for gate oxides 
which received a post metal anneal in either a H2N, or a DIN2 
ambient. The gate oxide is grown in either an O2 or a H?/O? 
ambient. No post oxidation anneal was performed. 
For a complete overview of the obtained results on the 
200 mm wafers, the Weibull slope and modal Q,, value were ex- 
tracted from the measured data. The extracted values are given in 
table I .  Only 20 devices were tested per wafer, so one can expect a 
large uncertainty in the extracted values. As can be seen in the table, 
this is certainly m e  for the Weibull slope. The spread in the modal 
Qhd value per oxidation is restricted to 15%, but the trends observed 
in the graphs are also clearly visible in the table i.e.: 
a distinct difference between the dry oxide and the wet 
oxides, but no difference between the wet oxides; 
no difference for different post oxidation annealing, even 
more, the anneal does not have an effect at all; 
no difference between the forming gas anneals. 
o 
o 
o 
To verify that the deuterium is at least ‘electrically active’ at 
Table 1: Weibull slope (p) and modal Qbd (1) for devices with 
different gate oxide formation, post oxidation anneal (POA) 
and post metal anneal (PMA). 
Oxide POA PMA P ‘1 
1-1 [~lcm’] 
4.87 10.3 
3.24 11.8 
3.40 10.3 
3.56 11.9 
5.30 28.1 
5.63 21.3 
5.22 28.0 
5.66 26.2 
5.35 26.4 
6.17 28.5 
6.12 25.7 
6.36 29.4 
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Figure 6: Relative change in maximum transconductance as a 
function of hot carrier stress time for devices with a gate oxide 
grown in either an O:, a H2/0,, or a DJO, ambient and a post 
metal anneal in either H M I  or DIN,. 
the Si-SiO, interface, hot carrier measurements were performed at 
the 200 mm wafers. The relative change in transconductance is 
shown in figure 6. The hot carrier degradation of the threshold volt- 
age shows a similar trend, namely: 
The hot carrier degradation rare is not affected by the 
oxidation, but only by the post metal anneal. 
A post metal anneal in D2iN2 increases the stress time 
needed to create the same degree of degadation with a 
factor 3. 
o 
o 
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Figure 7: Relative change in maximum transconductance as a 
function of the threshold voltage shift for devices with a gate 
oxide grown in either an 0 2 ,  a H21O2. or a DZIO, ambient and a 
post metal anneal in either H,N? or D2N?. 
The mechanism of the hot carrier degradation is not affected 
by the substitution of hydrogen with deuterium during the post metal 
anneal. When the degradation of one transistor parameter is plotted 
versus the degradation of a second transistor parameter, the differ- 
ence between hydrogen and deuterium disappears. This can be seen 
in figure 7 for the relative change in transconductance and threshold 
voltage shift 
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I DISCUSSION 
I The hot carrier measurements confirm that deuterium incorpo- 
ration during the post metal anneal improves the resistance to hot 
carrier stress. This !can be explained by a difference in vibration fre- 
quency for the benhing modes of the Si-H and Si-D bond, as is al- 
ready done in [13]. 1 
However, the hot carrier measurements do not confirm the re- 
sults obtained by Mitani [9], which indicated that an earlier incorpo- 
ration of deuterium during the gate oxide growth can also increase 
the resistance to hot carrier stressing. At the same time the Qbd meas- 
urements do not shbw an influence of the deuterium at all, irrespec- 
tive of the processihg step introduced. This is confirmed on two wa- 
fer batches fabricited in two independent laboratories. The idea 
arises that the deutkrium incorporated during early processing steps 
desorbs and disapdears during following high temperature process- 
ing, thus eliminatibg a possible positive effect of the incorporated 
deuterium. 
The improved bulk oxide quality reported in literature [6-IO] 
cannot be confirmed with the results presented in this paper. The 
results in this worklare obtained for an ultra-diluted ambient to allow 
for a reasonable okdation time. This directly improves the gate ox- 
ide quality. The rdpons in literature do not mention the use of an 
ultra-diluted ambidnt. This suggests that a high quality grown oxide 
does not benefit frdm a deuterium isotope effect. 
I 
I 
I 1 CONCLUSIONS 
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